



H77H2-EM

Rev : A

ECS
CONFIDENTIAL


TABLE OF CONTENTS

Page	Index
1	COVER PAGE
2	Block Diagram
3	GPIO Function Map
4	CPU - DMI/FDI/PEG
5	CPU - MISC
6	CPU - DDR3
7	CPU - PWR
8	CPU - GND
9	DDR3 - CHA DIMM0/1
10	DDR3 - CHB DIMM0/1
11	DDR3 - VREF
12	PCH - DMI/PCH-PE/USB
13	PCH - SATA, SATA CONN
14	PCH - MISC, Strap Function
15	PCH - CLK IO, CLR_CMOS
16	PCH - FDI, USB30, DP
17	PCH - VGA
18	PCH - PWR
19	PCH - GND
20	HDMI + 2 USB20 Ports
21	Slot - PCI-EX16/PCI-EX1
22	Slot - PCIEX1,SPI ROM,SMBUS
23	LAN RTL8111E-VL, MINI PCIE
24	RJ45 + 2 USB30 Ports
25	Audio - ALC892 co-lay ALC662-VD

NOTE:
Design by
29517_29517_Maho_Bay_and_PDG_Rev0_7.pvd
29057_29057_Panther_Point_EDS_29057,0.5v1.pvd
MahoBay_Schematic_Rev0p70.pdf

REVISION HISTORY:

Rev	Date	Notes
V.A	2011/XX/XX	Base on MRS of H77H2-EM (2011-XX-XX)
V.A	2011/05/26	Modify from H77H2-LM V.B (2011-05-16)
V.A	2011/08/29	Modify ISL6363 for Nph=4 to Nph=3.





PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPIO1	VCC3	GP1_BOMDET2	GPI
GPIO6	VCC3	GP6_BOMDET3	GPI
GPIO7	VCC3	GP7_BOMDET4	GPI
GPIO9	3VSB	USB_OC_L5	Native
GPIO10	3VSB	USB_OC_L6	Native
GPIO13	3VSB	LPC_PME	GPI
GPIO14	+DIMM_5VDUAL	PCH_LED1	Native
GPIO17	VCC3	GP17_BOMDET1	GPI
GPIO21	VCC3	GPIO21_COM2_DET	GPI
GPIO22	VCC3	CLR_CMOS_GP22	GPI
GPIO24	3VSB	PCH_SKTOCC_L	GPO
GPIO39	VCC3	GPIO39_CASE0	GPI
GPIO40	3VSB	USB_OC_L1	Native
GPIO41	3VSB	USB_OC_L2	Native
GPIO42	3VSB	USB_OC_L3	Native
GPIO43	3VSB	USB_OC_L4	Native
GPIO45	3VSB	WLAN_DIS_L	Native
GPIO48	VCC3	GPIO48_CASE1	GPI
GPIO59	3VSB	USB_OC_L0	Native
GPIO72	3VSB	GPIO72_BOMDET5	Native


SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
GP10	3VSB	SIO_PCIRST3_L	PCIRST3#
GP12	VCC3	SIO_PCIRST1_L	PCIRST1#
GP22	3VSB	SIO_LED0	GP22
GP23	3VSB	DPWROK	CPU_PG
GP30	VCC3	ATXPWRGD	ATXPWRGD
GP31	VCC3	CTS1_L	CTS1#
GP32	VCC3	SIO_RI1_L	RI1#
GP33	VCC3	DCD1_L	DCD1#
GP36	VCC3	FAN_CTL2	FAN_CTL3
GP37	VCC3	FAN_TAC2	FAN_TAC3
GP40	3VSB	GPIO40_S4S5	3VSBSW#
GP41	3VSB	SIN1	SIN1
GP42	3VSB	PSON_L	PSON#
GP43	3VSB	FP_PWRBTN_L	PANSWH#
GP44	3VSB	SIO_PWRBTN_L	PWRON#
GP45	3VSB	DSR1_L	DSR1#
GP51	VCC3	FAN_CTL1	FAN_CTL2
GP52	VCC3	FAN_TAC1	FAN_TAC2
GP53	3VSB	SLP4_L	SUSC#
GP54	3VSB	LPC_PME_L	PME#
GP55	3VSB	RSMRST_L	RSMRST#
GP56	3VSB	MCLK	MCLK
GP57	3VSB	MDATA	MDAT
GP60	3VSB	KCLK	KCLK
GP61	3VSB	KDATA	KDAT
GP62	VCC3	KBRST_L	KRST#
GP65	3VSB	SMLK1_SIO_DATA	VLDT_EN














110104
Update Pin Name. MHB CRB07.




20110831
Modify by power team's suggestion

20110831
Modify by power team's suggestion







PLTRST_L Driving Circuit



CPU steel P/N

20-800-004611
SUBASSY_STEEL...LGA 1156P
W/BACK PLATE.ACA-ZIF-082-K01....LEAD-FREE (RoHS) .LOT#S

CPU1
CPU_SUBASSY_STEEL





CPU socket P/N


11-018-115124
SOCKET.CPU..LGA 1155P SMD..G/F
BLACK.ACA-ZIF-096-P02....LEAD-FREE (RoHS/HF) .LOT#S





2011101
Change material1

2011101
Change material1

110104
Update Pin Name. MHB CRB07.

















20110831
Follow "LM"
Change to 0402
2011025
Modify

PCIE1X_3 Slot

















PCIE1X_1 Slot

PCIE1X_2 Slot

Giga Lan Controller



2 OF 12





110122
8.2k Ohm pull up resistor to Vcc3_3 can be shared.

REQ[3:0] and PIRQ[H:E] configured as GPIO







Boot Device Select:

BOOT DEVICE	GNT1_L	GPIO19
LPC	0	0
PCI	1	0
SPI	1	1

GNT1[0..3]#
GPIO19
have been internal pull high to +VCC3



20110927
Remove SC73, SC74





Function	INT port	PCI-E X1 port	Chipset
LAN Ethernet Controller	INTA#	PCI Express #7 Pin	Realtek RTL8111E
SATA Controller	INTB#	N/A	H77 integrated

Elitegroup Computer Systems

PCH - DMI/PCH-PE/USB

Document Number H77H2-EM




Wednesday, November 02, 2011 Sheet 12 of 43






ICT test	
PCH GPIO68	
Low	On-board VGA
High	PCIE*16

3 OF 12


U1PPT



Stuff for
Integrated Clock Mode



Layout Note:
SATA3.0 4.5/7.5/20 in 90 Ω ±17.5%
SATA2.0 4.5/7.5/15 in 90 Ω ±17.5%







Elitegroup Computer Systems

Title: **PCH - SATA, SATA CONN**



Size: Document Number **H77H2-EM** Rev **V.A**


Date: Wednesday, November 02, 2011 Sheet 13 of 43








SW Clear CMOS Header







20110901
Delete intersheet




USB3.0 TYPE-A CONNECTOR EMI





USB3.0 TYPE-A CONNECTOR ESD Circuit




USB3.0 TYPE-A CONNECTOR & HEADER









110106
Update Pin Name. MHB CRB07




110106
Update Pin Name. MHB CRB07



20111027
Change footprint



LPC Debug header Circuit



20110829
Change PCH heatsink
20110914
Change footprint

20110830
Change holes pin define
20111027
Change footprint

PCI-E SPEC:
VCC3-->3A
12V-->5.5A
3VSB-->0.375A


5,11,14,22,23 SMBCLK_STBY
5,11,14,22,23 SMBDATA_STBY

14,22,23 PCIE_WAKE_L



20110920 Change value
04-884-224103
C/C, 0.22uF, 16V, 10%, XSR, SMD 0402


04-711-102073
E/C.1000uF.16V.20%...105C.RT D10*17mm....



Between PEX16 & PEX1A


20110914 Change value

04-711-102073
E/C.1000uF.16V.20%...105C.RT D10*17mm....




Between PEX1A & PEX1B


PCI-E X1 A




PCI-E X1 A Decoupling Cap.



PCI-E X1 B Decoupling Cap.



PCI-E X1 B



Elitegroup Computer Systems


Slot - PCI-EX16/PCI-EX1

Document Number H77H2-EM


Date: Wednesday, November 02, 2011 Sheet 21 of 43

PCI-E X1 C


PCI-E X1 C Decoupling Cap.








SMBUS Logic Circuit




SPI ROM Circuit




USB3.0 2 Ports Circuits






Verfourt bias for stereo microphone.



Placement near to codec

Resistors Networks




Placement near to codec

GPIO(front panel detection) select table


	ALC892	ALC898S-VC	ALC662-VC	ALC662-VD
PIN-2	GPIO0/SPDIF-OUT2	SPDIF-OUT2	GPIO0	GPIO0
PIN-3	REGREF	GPIO0	GPIO1	REGREF
PIN-4	GPIO1	GPIO1	DVSS	GPIO1

* default


	ALC892	ALC662-VD
Ca	V	X
Cb	V	X
Cc	V	X
Cd	ALC892-CGS	ALC662-VD-GR
Ce	1K-04	75-04
Cf	AUDIO-25P	AUDIO-3P-HDA
Cg	V	X
Ci	4.7U-X5-08	10U-25D4H5E
Cn	X	V




USB2.0/3.0 POWER CIRCUIT.




FRONT SIDE 2 PORTS USB3.0 Header




FOR CHOKE OPTION




uP7536 Enable use	Level shift	RJA	RJB	S4/S5 USB_5V_DUAL	Customer
VDIMM	N A	0ohm (1-2)	N A	0 Volt	Lenovo
VDIMM level shift (3.3V)	Stuff	0ohm (2-3)	N A	0 Volt	S4/S5 w/o USB_5V_DUAL



STITCHING CAPS.



FRONT SIDE 4 PORTS USB2.0 Header





USB Header Power ESD protection diode.

Elitegroup Computer Systems


Title: **USB - PWR/CONN/HDR**


Size: Document Number **H77H2-EM** Rev **1.0**

Date: Wednesday, November 02, 2011 Sheet 27 of 43




Note:
If 75232 is connected, please use 680 ohm to be the pull down resistor value. Since powered by 12V, 75232 has a very strong internal pull-up. It is hard to be pulled low. (Please see specification for detail of power on strapping setting)







SYS FAN 4-PIN Circuit



CPU FAN 4-PIN Circuit




COM Header Circuit




PWR FAN 3-PIN Circuit




CASE Open Circuit



Thermal Sense




COM2 RI# Wake Up Circuit




Single PS/2 Connector + 2 Ports USB2.0 Circuit


20111031
For choke option




FOR CHOKES OPTION




USB Discharge Circuit




Buzzer Circuit



Front Panel Circuit



Front LED



SATA LED Blink Once in Power On Issue

EuP Lot6 2013 0.5W:


PWR STATE	+5VSB Source
S0	+PS 5VSB
S3	+PS 5VSB
S4	OFF
S5	OFF

03-050-530179
MOSFET P-CH.APM2301CAC..
Vds=-20V.Vgs=12V.Id=-3A.Rds(on)=70m OHM.
SOT-23-3.....LEAD-FREE(RoHS).ANPEC
03-050-540226(替)

Layout Note:
Close to ATX 24P2R Connector.


EuP Lot6 2013 0.5W:

PWR STATE	+5VSB Source
S0	+PS 5VSB
S3	+PS 5VSB
S4	OFF
S5	OFF



11'0121
Cuz: Change to use SIO+Intel EuP Solution.
So: Del 5VSB_CTRL_L.
Change to use GP1040_8485

EuP Lot6 Power Saving Circuit



11'0121
Cuz: Change to use SIO+Intel EuP Solution.
So: Add SLP_SUS_L Circuit.


11'0210 Del PCH_MEPWROK Circuit

PCH_MEPWROK Circuit

3VSB (S0):

Power Name	Current
PCH	109mA
LAN RTL8111E-VL	165mA
SIO I18772EX	6mA
EPW Non-AMT	0mA
SPI Non-AMT	0mA
PCI-E 4 Slots	0.375 X 4 = 1.5A
MINI PCI-E 1 Slots	1.1A
Total Current	0.28 + 2.6 = 2.88A

20111019
Change tp AP5920



20110831
Modify by power team's suggestion

Elitegroup Computer Systems

Title **DC/DC 3VDUAL**


Size Custom Document Number **H77H2-EM**

Rev **V.A**


Date: Wednesday, November 02, 2011 Sheet 31 of 43

Vinafix.com


11'0210
Del +V_1P05_ME Power Circuit.




+V_1P05_ME



+V_1P05_PCH



V1P8_SFR(1.6A max)



VREF25

02-348-431705
Value: IC REG.APL1431AAI-TRL..SOT-23..2.5V
Footprint: SOT23_RAC_Z_2


VD IMM

SLP4_L	High	Low
NCP1587DR2G	Enable	Disable

NCP1587 & RT8116 pin to pin.
RT8116: boot voltage 30V.


02-436-587890
IC PWM.NCP1587DR2G..SO 8P.0.8V.....LEAD-FREE(RoHS),ON

02-436-116790
IC PWM.RT8116AGS..SOP 8P.0.8V..LEAD-FREE(RoHS/HF).R/C





	D45	R732	R719	C618	C616	C623	R734
AP8720	V	13.7K	10K	47n	33p	X	X
RT8120F	X	13.7K	16K	3.3n	22p	1500P	10 ohm
NCP1587	V	13.4K	2K	0.22n	1000p	X	X

DDR_VTT







DIMM 5VDUAL





XDP Footprint:
2x30_xdp_conn for Stuff XDP
2x30_xdp_conn-mmmp for Reserve XDP



20110825
Add XDP

PCH Strap Pin



Pin Name	Usage	Default Status
SPKR	No Reboot	20K internal pull-down · No Reboot Mode with TCO Disabled:
INIT3_3V#	Reserved	20K internal pull-up · intend for Firmware Hub.
GNT[3]#/GPIO[55]	Disable Top-Block Swap	20K internal pull-up · “topblock swap” mode Disable
INTVRMEN	Enable Integrated 1.05V VRM	Need External Pull-up · Integrated 1.05V VRM Enable
GNT1# /GPIO51	Boot BIOS Strap bit [1] BBS[1]	20K internal pull-up · The default flash selection is the SPI flash.All
SATA1GP / GPIO19	Boot BIOS Strap bit[0] BBS[0]	20K internal pull-up · The default flash selection is the SPI flash.All
HDA_SDO	Flash Descriptor Security Override/ ME	Internal pull-down. The security measures defined in the Flash Descriptor will be in effect(default)
DF_TVS	Enable DMI termination voltage	This signal has a weak internal pull-down.
GPIO28	Eable On-Die PLL Voltage Regulator	The On-Die PLL voltage regulator is enabled
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select 1.8V	20K internal pull-down.On Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low.
GPIO15	Disable TLS Confidentiality	Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality.


SIO Strap Pin

Power-On Strapping

	Symbol	Value	Description
JP1	DSW_EUP_SEL	1	EUP(default)
Pin-23		0 *	DSW
JP2	WDT_EN	1 *	Disable WDT to reset PWROK(default)
Pin-57		0	Enable WDT to reset PWROK
JP3	FAN_CTL_SEL	1 *	EC Index 6Bh/73h default = 80h
Pin-59		0	EC Index 6Bh/73h default = 00h
JP4	K8PWR_EN	1 *	Disable K8 Power Sequence(default)
Pin-61		0	Enable K8 Power Sequence

Note:
If 75232 is connected, please use 680 ohm to be the pull down resistor value. Since powered by 12V, 75232 has a very strong internal pull-up. It is hard to be pulled low. (Please see specification for detail of power on strapping setting)





Elitegroup Computer Systems

Title		Power Sequence, Reset Diagram	
Size	Document Number	H77H2-EM	
Custom	Rev	V.A	
Date:	Wednesday, November 02, 2011	Sheet	41 of 43

